Abstract-
I. INTRODUCTION
T HE integration of high-quality RF inductors remains a challenge, since the quite poor characteristics of these components are frequently limiting performance of integrated circuits (IC). Improvements can be achieved by implementing enhanced passive components on a specific chip beside the active die, by means of an integrated passive device (IPD) technology, or directly on the active die, from an above-IC integration. However, as IPD or above-IC current commercial technologies still propose only spiral inductors, the gain in performance is mainly based on the increased thickness of metal strips. The gain remains limited on Q-factor because of large interspire proximity effects, and the self-resonant frequency (SRF) is affected by the value of the substrate permittivity.
The solenoid topology can be an alternative to alleviate the drawbacks of planar spiral structures. Because this 3-D device is using the vertical dimension, its footprint on the substrate is lower. Such a topology improves Q-factor and SRF when the core of the coil is thick enough and turn-toturn spacing is minimum [1] - [3] . Several solutions have been proposed for the fabrication of solenoids: deposition of thick insulating layers along with electroplated metallization [4] of a substrate [1] - [3] , [5] , [6] or in a cavity etched into the substrate [7] . Unfortunately, all these processes involve numerous and/or complex technological steps often constrained by equipment (masker resolution, UV source intensity and wavelength, etc.) and photoresist capabilities. As resulting core section and coil longitudinal compactness are usually too small, performance enhancement is not always in line with expectations. The solution proposed in this letter addresses all the abovementioned issues by using a new technology for the manufacturing of 3-D metal structures. After the description of the main steps of the process flow, experimental performances are presented for various 3-D solenoid inductors integrated on a glass substrate. The above-IC integration of solenoids over a silicon substrate is investigated, and then, compared to more usual planar approaches.
II. FABRICATION PROCESS
The fabrication process flow ( Fig. 1 ) relies on two copper plating steps of thickness ranging from the standard of 15 to 40 μm for compliance with high-power applications.
First, a seed layer is sputtered over the substrate [ Fig See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Fig. 1(f) ], as reported in [8] . Finally, thick photoresist mold is removed and the second seed layer is etched [ Fig. 1(g) ]. As described, when using the 3-D copper electroplating process, vertical and upper metal sections are fabricated simultaneously, so the numerous and critical steps for via hole implementation are avoided. For this process, three masks are needed for device fabrication and only standard equipment is used. After optimization, critical dimension tolerance is within ±1.5 μm and SU-8 resin thickness variation is within ±3 μm. With a 100-μm-thick SU-8 layer, the minimum for metal width and spacing is 15 μm. When the low thermal budget, as well as the maximum temperature (below 150°C) are taken into consideration, it can be highlighted that this process is compatible with above-IC integration [8] .
III. RESULTS AND DISCUSSION
Four solenoid inductors have been designed and fabricated. Geometrical and measured electrical characteristics are summarized in Table I . Two of them are shown in Fig. 2 . Devices L 1 and L 2 are both three-turn and differ from conductor width w and spacing s. L 3 (six-turn) and L 4 (eight-turn) are solenoids of large inductance values. They both share the same w and s as with L 2 . The parameters l s and w s mentioned in Table I refer to solenoid total length and width, respectively.
Inductors are embedded in a one-port setup. On-wafer characterization of such high Q inductive device is somewhat challenging. Vector network analyzer measurement uncertainties on gamma () strongly affect the accuracy of the extracted Q-factors for values beyond 50 [9] . An accuracy of 0.002 is verified on magnitudes, all over 40-MHz-20-GHz frequency range. It translates into an uncertainty Q of seven for a Q value of 55 [9] . Parasitic interactions between the on-wafer setup and the inductor may have very visible effects when the Q-factor is high. These effects are minimized by tuning the internal dimensions and width of the metal ring surrounding the device under test and connected to the ground tips of GSG probe [10] . Finally, inductance and Q-factor are derived from the measured without de-embedding access wires and pads in order to keep the best measurement accuracy and to avoid additional errors. As a consequence, Q and SRF value are underestimated, up to 18% and 5%, respectively, while inductance values are slightly overestimated (+0.25 nH). However, the comparison with electromagnetic (EM) simulations carried out under the same conditions is more accurate [10] .
Postlayout simulated and experimental L and Q values of L 1 to L 4 are plotted versus frequency in Fig. 3 . EM simulations are performed by a 3-D EM simulator (ANSYS HFSS). As it can be noticed, results from measurements are in very good agreement with simulated data. The comparison of L 1 with L 2 shows that the inductance density widely benefits from the reduction of s and w. A larger number of turns (from L 2 to L 3 ) increases the inductance and improves the inductance density thanks to a better magnetic flux confinement. The maximum density of 63 nH/mm 2 is reached by the eight-turn inductor L 4 because the number of turns and an increased core cross section. Q max is slightly decreased from L 1 to L 4 , mainly because of increasing capacitive contribution of SU-8 core.
The simple expression (1) can accurately predict the inductance value of a solenoid knowing its geometrical data. Table I reports calculated values (L calc ) for L 1 to L 4 using (1) added by access wires contribution (≈0.25 nH)
where A is the solenoid core cross section. With an integer number of turns n, l s , and consequently L c are proportional to n. The same proportionality is obtained for the resistance. Hence, unlike planar spiral inductors, adding turns to a solenoid does not degrade its Q-factor, as it is verified experimentally in Fig. 3 , as long as dielectric contribution remains negligible (frequencies under 2 GHz). EM simulations are used to evaluate the level of performance that can be expected from above-IC solenoids integrated using the proposed technology. The solenoids L 2 to L 4 are implemented above a 24-μm-thick layer of SU-8 resin, [11] , [12] and above-IC planar spiral inductors [13] .
on top of a 10-cm standard resistivity silicon substrate [ Fig. 4(a) ]. As for CMOS and BiCMOS onchip planar inductors, a patterned ground shield is integrated under the solenoid using the first metal layer (a 0.6-μm-thick Al layer) of the back end of line (BEOL). With this shielding, substrate induced dielectric losses are minimized. The stacking of all insulating layers of the BEOL is modeled by a single material with an r of four and a thickness of 10 μm. Simulated data are presented in Fig. 4(b) . As it can be expected, Q max and SRF values are slightly lowered when compared with on-glass devices. Nevertheless, these values remain quite high, with Q max ranging from 37 to 45 and the SRF from 5.5 to 14 GHz. Inductance values remain almost unchanged.
In Fig. 5 , the new tradeoff between compactness and performance that can be achieved using the proposed solenoids is highlighted by the comparison with conventional planar technologies. The three main characteristics, i.e., surface area, Q max , and SRF, are reported versus inductor values in Fig. 5(a)-(c) , respectively. First, the comparison is made with onchip silicon planar spiral inductors [11] , [12] . If these inductors occupy the smallest area [ Fig. 5(a) ], as required for minimizing the substrate-induced losses, they still present the lowest Q max values [ Fig. 5(b) ], while SRF values remain close [ Fig. 5(c) ]. Then, characteristics of some high Q above-IC planar inductors [13] are reported in Fig. 5 , as well. The process, as described in [13] , is very close to best available IPD technologies: the inductor spiral is a 10-μm-thick copper strip integrated on a 28-μm low r thick insulating layer of benzocyclobutene, with a 10-μm-thick copper underpass implemented 12 μm underneath. This time, it can be observed that the area of these inductors is about twice the area of 3-D solenoids [ Fig. 5(a) ], while the maximum Q-factor Q max is twice for 3-D solenoids [ Fig. 5(b) ], and SRF remain quite close [ Fig. 5(c) ]. These results again confirm the great interest of the proposed 3-D above-IC process. All other published solenoids are not reported in Fig. 5 , either because their integration is not comparable, or because their performance is not in line with the expected level.
IV. CONCLUSION A simple 3-D copper electroplating process involving two metallization steps has been successfully implemented for the fabrication of high-performance highly integrated solenoid inductors. A maximum Q-factor Q max of 58 and an SRF of 19 GHz are experimentally demonstrated for a 2.3-nH solenoid. The best inductance-to-area ratio of 63 nH/mm 2 is reached by an inductor of 9.5 nH, whereas all other characteristics remain very good, with a Q max of 41 and a SRF of 8 GHz. When compared with planar inductors, these 3-D solenoids significantly improve the tradeoff between integration density and performance. Such a cost-effective 3-D technology then appears very promising for high-performance IPD or above-IC inductive device integration.
